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Abstract There are increasing number of works addressing the design chal-
lenges of fast, scalable solutions for the growing number of new type of applica-
tions. Recently, many of the solutions aimed at improving processing element
capabilities to speed up the execution of machine learning application domain.
However, only a few works focused on the interconnection subsystem as a po-
tential source of performance improvement. Wrapping many cores together
offer excellent parallelism, but it brings other challenges (e.g., adequate in-
terconnections). Scalable, power-aware interconnects are required to support
such a growing number of processing elements, as well as modern applications.
In this paper, we propose a scalable and energy efficient Network-on-Chip ar-
chitecture fusing the advantages of rings as well as the 2D-mesh without using
any bridge router to provide high-performance. A dynamic adaptation mecha-
nism allows to better adapt to the application requirements. Simulation results
show efficient power consumption (up to 141.3% saving for connecting 1024
cores), 2x (on average) throughput growth with better scalability (up to 1024
processing elements) compared to popular 2D-mesh while tested in multiple
statistical traffic pattern scenarios.
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1 Introduction
The recent growing interest helps to fuse the machine learning (ML) tech-
niques with traditional HPC approaches [31, 39] as well as Cloud-based ser-
vices (known as machine learning as a service –MLaaS1,2). Traditionally, HPC
applications are either compute or communication-centric. However, there is
no easy way to categorise the traffic generated by the applications in the
interconnect subsystem of chip-multiprocessors (CMPs) [5]. Thus, the perfor-
mance of a network subsystem can be evaluated using synthetic statistical
traffic patterns [15]. At run-time, threads communicate at different levels. The
flow of data they generate depends on several architectural factors (e.g., the
type electrical or optical) and topology of the interconnection, the presence of
distributed memory banks, the number of levels in the cache hierarchy). The
huge amount of data exchanged among the processing elements (PEs) started
to push the limits of traditional interconnections with the growing adoption
of large multithreaded applications. For instance, Deep learning [33] (DL –
a subset of ML) algorithms are characterised by huge inherent parallelism.
Each layer of artificial neurons has to process a large amount of input data
following a dataflow style. The way this computation is performed generally
reflects into a massive number of parallel threads that can quickly add stress
on the interconnection. It reflects the traffic patterns that are quite differ-
ent compared to other application domains. To achieve higher performance,
data exchange inside the interconnect needs to be optimised. Furthermore, the
bandwidth usage, latency and energy cost are the primary performance related
concern, while taking into account emerging physical limitations (e.g., the way
the heat is removed from the chip). In fact, inefficient interconnects may re-
duce the overall system performance, while consuming a significant portion
of the area and power budget of the chip [23]. Past research works primarily
focused on improving the PEs’ micro-architecture (i.e., compute element with
some local storage), while only a little research has been carried out on the
architecture of the interconnections. In fact, most of the hardware accelerators
use specialised buses, mesh-based interconnects, crossbars, or their combina-
tion [1,2,11,13,17,37,46]. Although mesh-based interconnections offer a good
trade-off between performance, power consumption and available bandwidth,
their scalability to a large core count remains limited.
Moving from multicore to manycore [8], the probability of resource con-
tention dramatically increases. Thus, the amount of conflict-free resource shar-
ing inside the chip should be maximised to reduce power cost and also to im-
prove the performance. Although scalable interconnections offer a significant
amount of (shared) communication resources to all PEs, the increase in the
number of connected nodes up to hundreds (or even thousands) makes the pos-
sibility of resource contention still an open issue. Further, it may quickly defeat
the advantages of substantial parallelism provided by the higher core count. To
1 https://azure.microsoft.com/en-us/services/machine-learning-studio/
2 https://cloud.google.com/products/machine-learning/
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unleash the full capability of today’s and future CMPs, as well as accelerating
DL/ML applications, efficient interconnects must offer high bandwidth, low
latency, (possibly) memory coherency support, and also better I/O integra-
tion. To this end, Networks-on-Chip (NoCs) built around effective topologies
demonstrated to be a possible solution for implementing massively parallel
processors (thanks to the advantages offered compared to other alternatives
regarding wiring area and power cost [9,34]). For a small number of PEs, ring
topology demonstrated to be very useful, requiring low-radix routers. Interest-
ingly, a ring topology can outperform mesh topology for workloads exhibiting
moderate to high memory locality accesses [46]. Rings also have been used in
commercial systems (e.g., the first generation of Intel Xeon Phi co-processor
uses a dual ring topology, while second generation, as well as Intel SkyLake-
SP Xeon processor, use a ring-based mesh [22, 24, 51]). The main advantage
of using the ring topology is the low latency offered to the data packets to
reach their destinations. However, rings also suffer from low bandwidth when
connecting a large number of nodes, and soon becomes difficult to scale to hun-
dreds of cores (due to their limited bisection bandwidth). Efforts have been
made to connect local and global rings via “bridge routers” to improve the scal-
ability together with performance and better energy consumption [2, 20, 53].
On the other side, due to its scalability and the highest level of fault toler-
ance, the 2D-mesh topology has become very popular to implement the in-
terconnect (e.g., TILE [18], Polaris chip [23], and SkyLake-SP [51]). However,
2D-mesh topology suffers from space and power trade-offs for connecting a
vast number of PEs [3, 23, 52], which is also verified during our experiments.
To overcome these issues, proposals combining 2D-mesh with rings have been
presented [2, 10]. Recently, power efficiency also became a major concern for
NoC designs connecting several hundreds of cores inside the chip. A conven-
tional 2D-mesh router using an internal crossbar switch can consume the most
substantial portion of the power budget [23]. For instance, the NoC for the
MIT Raw processor can consume up to 36% of total system power [54], while
Vangal et al. showed that on the Intel TeraFLOPS chip, the NoC uses up to
28% of tile power [52]. Other experiments have shown that for large core count
(i.e., a 256-core-based CMP) conventional 2D-mesh NoC consume up to 45%
of the total energy [21].
To tackle these above-mentioned issues and to provide a more scalable,
high-performance communication medium for very large tiled CMPs (i.e.,
CMP equipped with hundreds or even thousands PEs), in this work we pro-
pose a hybrid on-chip interconnect targeting kilocore-oriented CMPs (up to
1024 PEs in our experiments). Our target application domain is generic. How-
ever, the proposed solution could be optimised further to support emerging
applications (such as ML/DL-based applications). To this end, the data packet
structure along with the micro-architecture of the routers/switches have been
tailored to provide a good trade-off between efficiency, performance and flex-
ibility. In fact, while general purpose applications still rely on the support
to the standard floating point arithmetic, DL algorithms tend to adopt more
compact data types as well as customised ones (such as IEEE 754 compliant
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half-precision floating point (FP16)). Our solution leverages a highly efficient
hybrid topology with the aim of providing high-performance along with low
area cost and better power consumption. Unlike other hybrid solutions, in our
work, ring and 2D-mesh NoC are combined without using any bridge-router.
This hybrid approach can exploit the principle of computing and data locality
exhibited by massive multithreaded applications to confine the traffic mostly
inside the rings for better traffic management [6, 25] (not shown as it is out
of the scope of this paper). Also, using efficient run-time systems (e.g., the
Codelet model [49]) can offer the opportunity to exploit such locality easily.
Our proposed architecture provides a customised router architecture which
processes the traffic and also bypasses it when necessary for better latency im-
provement. In general, ring topology provides contention-free traffic without
consuming a significant amount of power, thanks to its simple architecture.
On the other hand, 2D-mesh topology has a large bisection bandwidth but
suffers from the large diameter. Hence, our approach is to use 2D-mesh in-
terconnect for high-speed data transfer between distant PEs, while exploiting
rings for data exchange between PEs that are close to each other. The pro-
posed NoC design could be a good candidate for serving communications in
modern accelerators as it is agnostic to the specific PE’s architecture (we can
assume each PE is implementing an in-order execution, and exposing a small
local scratchpad memory). Such architecture can be reflected and mapped on
modern reconfigurable hardware devices (FPGAs), which may offer “enough”
resources to implement complex computing systems equipped with hundreds
of specialised cores (e.g., coarse grain reconfigurable architectures – CGRA).
Saving hardware resources used by interconnecting logic dramatically con-
tributes to the reduction of the overall power and area cost. The efficiency of
the proposed NoC architecture allows using a minimal amount of hardware
resources, which contributes to energy saving and also can help to reduce the
area cost. Finally, by extending the interconnect capabilities to adapt to the
application requirements dynamically, it is possible for the proposed design to
improve performance further, while still reducing power consumption.
In this paper, our contribution can be summarised as follows. i) We detail
our scalable ring-mesh based NoC design and also evaluate our hybrid topol-
ogy by implementing it on FPGAs. ii) We show how our approach can scale
well (from 16 to 1024 PEs) and also outperform the standard 2D-mesh NoC
with regards to lower latency, higher throughput and better power efficiency.
iii) We also discuss its reconfigurability feature and how such a design could
be effectively exploited to support specific application domains (e.g., DL/ML
applications).
2 Related Work
In past years, NoC has received much attention from the research commu-
nity. Whereas some of the works focused on proposing low latency router
(e.g., [23, 30]) and power efficient microarchitectures (e.g., [41, 54]), other re-
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searchers focused on proposing different topologies (e.g., Dragonfly [28], Flat-
tened butterfly [27]). [2, 10, 16] tried to improve the performance-power con-
sumption trade-off through the introduction of hierarchical NoC topologies.
Ring and mesh-based approaches: HiRD is a hierarchical ring-based NoC
design for improving energy efficiency, where buffers within individual rings
are not used [2]. It provides buffer support between different levels of the ring
hierarchy, and upon the saturation of buffers, flits are deflected in the rings. It
needs four levels of hierarchy to connect 256 PEs, while the connection among
different levels is based on dedicated bridge routers. Thus makes it less area
and power efficient. CSquare proposes a way of clustering routers so that clus-
ters adopt an internal tree-like organization [55]. It is a topology with clusters
forming a global parallel-oriented structure to provide high scalability. The au-
thors also showed that the proposed topological design improves throughput,
while lowers the average latency over mesh-like topologies (under the uniform
traffic pattern). In [37] a multi-ring NoC design has been proposed. In this
work, the primary idea is to avoid mesh routers, while an evolutionary algo-
rithm determines every packet’s source to destination route. Transportation
network inspired NoC (tNoC) is another proposed hierarchical ring topol-
ogy [26]. It employs hybrid packet-flit, credit-based flow control mechanism
for better scalability, as well as priority-based arbitration for achieving better
performance. tNoC allocates channels with a flit granularity, while buffers are
allocated with a packet granularity for reducing buffer counts. Koohi et al.
proposed 2D-HERT, a hierarchical expansion of a ring topology focusing on
optical NoCs [29]. Kilo-NoC is a topology-aware QoS-oriented architecture,
adopting a low-diameter topology [19]. It provides a service guarantee for
applications with reduced power and area costs. It reduces the extent of hard-
ware support to portions of the die, which in turn reduces router complexity
to support large core counts. In [10] the authors present a hybrid architecture
where a large 2D-mesh is partitioned into several smaller sub-meshes. Next,
the sub-meshes are connected using a hierarchical ring interconnect for deliv-
ering global traffic. In this work, a bridge module is used for driving traffic to
the different levels of the hierarchy. The addressing and routing scheme has
also been modified to support the proposed topology. In [46] authors proposed
a hybrid NoC subsystem by connecting the hierarchical ring and mesh. Here,
multiple rings are connected via special ring interfaces. Unlike our work, the
PEs are connected to local rings and global rings connect only local rings (no
PEs).
Other approaches: In [7], Slim NoC (SN) has been proposed, which is pri-
marily based on the Slim Fly topology. The proposed NoC framework gener-
ates on-chip layouts with the help of graph and number theory. [14] proposed
a hybrid (i.e., a combination of wired and wireless links) NoC architecture for
heterogeneous (i.e., supporting CPUs and GPUs) computing domain. In this
paper, authors also claimed that such hybrid topology is energy-efficient for
convolutional neural networks (CNNs) training workloads. In [32] the authors
proposed an NoC design tailored for the spatial neural network (NN) accel-
erators which are based on an array of reconfigurable micro-switches. Such
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micro-switches can be configured to provide fast communication paths from
PEs to global memory. Similar to our proposed solution, the adoption of micro-
switches with a simple micro-architecture allows consuming very low power.
The solution assumes a generic configuration for the PE micro-architecture,
while the NoC topology can be optimised for the specific class of NNs. How-
ever, the assumption on the overall chip organization (i.e., all PEs reside on
one side of the architecture that is opposed to the global buffer), may strongly
limit its applicability to other ML algorithms or even to applications belong-
ing to different domains. In [16], a two-tier hierarchical topology consisting
of local networks managed through a bus, and a global network controlled
by a low-radix mesh router has been proposed. Authors showed that the pro-
posed topology could reduce the latency, power consumption and energy-delay
product only for localised communication-based applications. GigaNoC [45] is
another hierarchical NoC design which is tailored for specific SoC designs. It
uses a packet-switched wormhole routing algorithm for the packet transfer and
also supports a parameterizable flit frame. Concentrated mesh (CMesh) is a
modified mesh architecture with replicated sub-networks where express chan-
nels are used to incorporate the second network without increasing the die area
and wire length [3]. This approach aims at reducing the hop count and load
imbalance. Here, the channel length is kept short to reduce energy dissipation,
while express channels are used to improve energy efficiency. In [36] authors
propose a cluster-based hierarchical NoC architecture where global and local
routers are used to manage traffic inside and among clusters of resources. The
usage of traditional routers (for all the hierarchy levels) makes it less area and
power efficient.
Here, we propose a hybrid topology based on local rings globally connected
through a 2D-mesh. The primary insight behind choosing ring and 2D-mesh for
this proposed hybrid topology is that rings can outperform other interconnects
regarding performance, power savings and area cost when the number of PEs
is low. Furthermore, ring can keep such features over different traffic patterns,
as generated by applications belonging to various domains (e.g., multimedia,
ML/DL). On the contrary, with a relatively high number of connected nodes,
2D-mesh topology still provides the best trade-off between performance and
scalability. Hence, in the proposed solution, the global mesh is intended to
route the “global traffic” between distant PEs, while rings offer better perfor-
mance and energy efficiency in managing “local” traffic among cores located
close to each other. This feature allows our architecture to be scalable with the
increased core count. We modified the architecture of the mesh router together
with the ring packet transfer mechanism. We avoid the use of bridge routers to
connect the local and global network which helps our approach to not require
the introduction of further hierarchical levels (unlike [2]) for connecting larger
networks (thus contributing to power and area saving). We compared the per-
formance and the power-area costs of our solution with a flattened 2D-mesh
topology, since it represents the most adopted NoC topology [1, 11,17].
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3 System Overview
On-chip packet-switched interconnects (i.e., NoCs) provide the physical sub-
strate used by PEs to communicate to each other and also to the primary
memory. Besides, NoCs can be extended to support off-chip communications,
thus easing the creation of multi-chip computing systems which further extend
the design scalability. The main reason behind developing hybrid topologies is
to exploit the fact that most of the communication in a parallel application
affects a group of resources (i.e., PEs and routers) that are close each other [16]
in an optimal resource allocation strategy. To this end, efficient Program eX-
ecution Models (PXM) specifically designed to take advantage of locality of
computation can be used to reduce the communication overheads and max-
imise the efficiency of the system [49]. Hence, the optimisation of the local
communication may lead to a substantial improvement regarding data-packet
latency, throughput and energy efficiency.
Our design is based on the observation of how the traffic moves in motor-
ways and takes exits. Once the traffic exits the main motorway, it is injected
into small roads where simple traffic management decisions need to be taken.
Conversely, more complex decisions and management policies are needed at
the level of the global interconnect (main motorways). Similarly, our design
provides two levels of communications: global traffic is managed by the cus-
tomised 2D-mesh routers, while local traffic is injected (or ejected) into small
rings. Traffic travelling in these two levels of the hierarchy is decoupled and
processed differently to improve the system throughput and reduce the com-
munication latency. In general, mesh routers are more complicated than ring
switching stations (i.e., switch modules that are responsible for driving the
traffic in the ring or ejecting it towards the mesh). The proposed architecture
achieves excellent levels of performance and efficiency by exploiting the fact
that the majority of the traffic remains restricted to the rings. Such restriction
can be adequately provided by a dedicated run-time or additional hardware
support (i.e., fine-grain threads are grouped to form a task that can be forced
to execute on a group of PEs connected by a ring) [48]. Such restriction of
the traffic to the local communication allows the NoC to exploit more efficient
and scalable communication mechanisms, (e.g., rings, compared to traditional
flattened 2D-mesh).
The proposed architecture is very fscalable and can support a large num-
ber of PEs (in this paper we set the network size to 1024 PEs). It supports
in-order execution and has a local scratchpad memory block. Apart from that
it also uses the deadlock-free X-Y dimension order routing (XY-DoR) algo-
rithm. Figure 1 depicts the block diagram of our reference CMP. A group of
four PEs are locally connected through a small ring called ringlet. Within a
ringlet, one of the PEs is designated as the master core. It is responsible for
injecting/ejecting traffic towards the global traffic channels. To this end, a link
between the ring switch and a mesh router is enabled along with dedicated
buffers. The advantage of this architecture is the absence of a dedicated bridge
component to connect the mesh and the ringlets. The proposed NoC is divided
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Fig. 1: An instantiation of the proposed scalable NoC: 256 PEs organized into
4× 4 blocks, each connecting 4 ringlets.
into blocks formed by a group of four ringlets. Such ringlets are directly linked
to the mesh router, which is responsible for moving traffic outside the block.
For instance, to support 256 cores, we need 16 modified mesh router and 64
ringlets. Multiple blocks are globally connected through a 2D-mesh topology.
Each router is equipped with a high performance 8×8 internal crossbar switch
to support smooth traffic transfer (in and out). The smart packet processing
implemented in the mesh routers allow decoupling of global and local traffic.
Every time the destination of a packet is outside the local block, the packet
is forwarded to another mesh router, thus bypassing PEs in the ringlets, and
minimising the overall latency.
4 Proposed Network-on-Chip Architecture
In this section, we describe the main components of the proposed NoC archi-
tecture. Specifically, we provide details regarding the internal organisation of
the mesh router and the ring switch (master core).
4.1 Modified 2D-mesh router
Figure 2 depicts the internal organisation of the mesh router and the Table 1
provides its main micro-architectural characteristics. The router employs a
8×8 crossbar switch to support: i) global traffic movement in both dimensions
(i.e., North-South and East-West), ii) traffic exchange with local ringlets. Four
channels are used for driving global traffic within the 2D-mesh network. The
other four input channels are used to steer local traffic to/from the ringlets.
Each ringlet is associated with a dedicated channel so that the traffic exchange
with the master ring switch happens through this dedicated link. In general,
routers can have a significant number of virtual channels (VCs) to hold a large
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Fig. 2: Modified 2D-mesh router micro-architecture: two groups of local/global
channels are used to manage traffic within the 2D-mesh and traffic exchange
with local ringlets.
amount of incoming traffic while VCs are also used to avoid deadlocks. In Fig-
ure 2, we highlighted in red the path taken by control information carried by
the packet headers and with blue lines the control signals activated by the in-
ternal router stages. However, large buffer requirements and quality of service
(QoS) overheads reduce the ability to support a high number of cores with an
efficient area and energy usage [19]. In our proposed design, to further saving
energy and area, the output channels do not have any VCs because there is
less resource contention on the output channels. Furthermore, a large number
of VCs consume a huge chunk of energy and also leads to more input buffer
counts for traffic management. It is worth to mention that buffers are one of
the largest leakage power sources in the router. Their power consumption can
represent up to 64% of the total router’s leakage power [12] (sometimes it com-
prises up to 74% of the total NoC power budget [50]), and also a significant
amount of dynamic power [54]. In experiments using PARSEC benchmark 3,
it has been found that single-flit packets represent the large segment of the
3 http://parsec.cs.princeton.edu/
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Table 1: Mesh-router: primary micro-architecture parameters.
Features Parameters
No. of input and output ports 8 each (4 ringlets, 4 mesh)
Width of each port 32-bits (payload) + 11-bits (header)
No. of Virtual Channel 2 per input port
Packet switching Store-and-Forward (SAF)
Switch allocator arbitration Weighted Round-Robin
Packet Routing X-Y dimension order routing
Router pipeline stages 4 stages
Latency 1 cycle (speculation)
network traffic for real applications [40]. In this work, the proposed mesh-
router also supports a single-flit packet (total length of 43-bits) with 32-bits
data, and the remaining 11-bits are devoted to carrying header information.
The small data packet length represents the bit-stream kind of data trans-
mission, as well as it reflects traffic for the applications that require smaller
precision arithmetic and data format (e.g., artificial NNs use low precision data
types such as 32/16-bits floating point, 32/16-bits fixed point, 8-bits integer,
or even customized ones to represent internal input/output values and the
weights). Also, the size of the packet has been chosen by taking into account
that increasing the packet size, leads to a quadratic increment of the internal
crossbar switch overhead. Thus we maintain the packet size as small as pos-
sible [35], still supporting a wide range of applications. The internal router
is organised into a standard four-stage pipeline: routing stage, flow-control
stage, VC allocation stage, and switch allocation stage. However, with the aim
of reducing the latency of the packets during router traversal, proposed design
can perform pipeline operations in parallel, thus reducing the overall latency.
Thus, an entire packet transfer can be restricted to a single cycle due to the
optimisation of the routing logic for processing the single-flit packet with a
reduced overall size. These design choices lead to a router architecture with a
latency of one cycle. Our routing mechanism is based on the XY-DoR algo-
rithm since it provides a simple implementation with a deterministic routing
latency. Decoupling the traffic between local ringlets and mesh, and exploiting
data-computation locality, the probability of congestion in the 2D-mesh is sig-
nificantly reduced. Thus, the need for an adaptive algorithm (e.g., hot potato
routing [4], also known as “deflection routing”) disappear.
Primarily, we fused the routing logic with the flow-control module. We
implemented a speculative allocation technique for both the VC allocation
stage (VCA) and the switch allocator stage (SA). In case the pre-arbitration
fails, the packet is buffered while VCA and SA arbitration are performed
sequentially. In that case, the latency increases up to four cycles. The timing
of the proposed mesh router in case of pre-arbitration success is shown in
Figure 3 (a), while the event of failure is represented in Figure 3 (b). Whenever
a packet is entering into the router, the following operations are performed:
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Fig. 3: Timing: (a) Best-case: Success of pre-arbitration, (b) Worst-case: Fail-
ure of pre-arbitration.
– Routing/Flow control module (RF) extracts the packet header and pro-
cesses the information to determine the destination router. If the packet
destination is within one of the four ringlets belonging to the block, the RF
module selects the corresponding output channel, reducing the latency of
the VCA and SA module. A control signal is then used to drive the input
multiplexer (MUX) at the input port. In this phase, speculative operations
are performed to pre-allocate channels.
– VC allocator module (VCA) is responsible for allocating buffer resources
for incoming packets by selecting one of the VCs. An allocation request
signal (i.e., reqin) is set, and if the selected VC has space to buffer the
incoming packet, an acknowledge signal (i.e., ackout) is also set. In that
case, the selected VC is also signalled both to the RF module and the SA
module.
– Switch allocator module (SA) performs two steps of arbitration. First, mul-
tiple VCs in each input port are arbitrated to select one of the available
VCs. Next, each one of the selected VCs is routed to the selected output
port.
4.2 Ring switch
A bi-directional ring is implemented on top of the structure of a ring switch
(RS) (see Figure 4 for microarchitecture of the RS) to achieve better perfor-
mance while keeping power consumption low. The RS is responsible for driving
the traffic within the ring, and also to steer it towards the mesh router. The
ringlet uses simple policy to check and forward the flits to the next PE based
on the header information. The header contains the indication of the desti-
nation ring and the PE responsible for the extraction of the packet from the
NoC (see Section 4.3). In addition to that, a simple modification is done to
the existing ring routing policy. In a single ringlet, four PEs are numbering
00, 01, 10 and 11. Packets destined for 00 and 01 will be holding at VC-0 and
VC-1 will hold the rests. This simple policy helps to route the packets faster.
The RS is composed by two main multiplexers (MX1 and MX2) which manage
the traffic within the ring. Compared to conventional RSs, we customised the
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proposed micro-architecture by incorporating buffers (similar to VCs) to allow
the ring to steer the traffic to/from the mesh router.
To avoid a complex control logic, the RS uses prioritisation of the traffic
travelling in the same dimension (i.e., traffic that remains within the ring
and moves in the same direction). Prioritization helps to reduce the size of
internal buffers too (buffers Buf-1 and Buf-2, see Figure 4). In particular, one
of the two directions is selected as with high priority, thus moving first in
the RS. Prioritization mechanism is implemented directly in the control logic
of input-output multiplexers (MX1 and MX2). The main drawback of traffic
Processing
Element
In Out
Ring
Switch
Ring
Switch
Mesh
Router
Buf-3
VC0 VC1
Buf-2
Buf-1
MX1 MX2
MX3
MX4
Fig. 4: The RS micro-architecture (ringlet master): horizontal dimension is
used to create the ring connection, while vertical dimension connects the mesh
router and local PE of the ringlet.
prioritisation is the starvation of the low priority traffic (i.e., buffered traffic is
not able to access to the output link), which may potentially wait indefinitely,
without winning link arbitration. To avoid such situation, we allow traffic
coming from low priority buffers to be injected in the onward link after a fixed
amount of elapsed cycles. This mechanism is easily implemented as a slightly
modified round-robin selection strategy, where moving from one selected input
to another is weighted by the priority of the input. The interface with the local
PE is implemented using a dedicated buffer (i.e., Buf-3) which is written by
the PE (i.e., the PE injects traffic in the ring) and the RS reads it. The
buffer is accessible by the PE within its address space. Similarly, traffic that
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is ejected by the ring is collected temporarily in a local output buffer, from
where the PE can extract the payload. The interface with the mesh router
is implemented similarly: traffic injected in the mesh is stored temporarily
in a small buffer, from where it is transferred to the input link of the mesh
router. Traffic ejected from the mesh router is moved within a VC buffer.
When the mesh router tries to access the RS, two VCs are implemented to
better support resource contention. From this viewpoint, the RS implements a
weighted round-robin selection strategy between the two VCs to keep control
logic simple. Such allocation strategy also avoids buffer exhaustion and traffic
starvation. Similarly to the PE interface, traffic injection in the router has
higher priority, since this reduces pressure on the ring buffers. When packets
move within the ring or between a ring and the mesh router, the following
steps are performed by RSs:
– The multiplexer of each input port (i.e., MX1, MX2, MX3 and MX4 – see
Figure 4) determines the destination based on the packet’s header infor-
mation and also based on the arbitration.
– Packets travelling in the ring (i.e., horizontal dimension) have higher pri-
ority compared to packets coming from the PE or the mesh router. Thus,
packets are moved first from the input port to the output port with a min-
imal delay. The employed arbitration strategy also ensures that packets
already in the main ring traffic flow are quickly routed to prevent the net-
work bandwidth saturation. To enable the transfer, the RS set the request
signal of the next switch in the ring (by following the moving direction
of the packets), waiting for the acknowledge signal to be set by the peer
switch.
– The available two VCs’ buffers are used to temporarily store the packets
when the master RS receives a request from the mesh router to inject
packets in the ring. If there is room in the selected VC buffer, the RS
enables the corresponding acknowledge signal of the mesh router. Each
buffer will take turns to send out the packets via round-robin arbiter to
exhibit fairness.
Worth noting that, RS modules which are not connected to the mesh router
have the same structure depicted in Figure 4, except for the mesh router
interface to minimise the amount of resources used by routing structures. In
that case, the interfaces are removed to save area and power cost. To reduce
the pressure on the mesh routers due to the four rings sending packets to each
other, the priority rule is applied. In that case, the modified mesh router will
process first rings’ traffic. This approach avoids the mesh router to become a
bottleneck in the communication network. Also, more VCs can be added to the
ring but at the expense of the power and hardware cost. Given these features,
completing a transaction (i.e., reading a data from a remote PE scratchpad or
writing data to) on a fabric block requires not more than 12 cycles.
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Fig. 5: Structure of the single-flit packet.
4.3 Data Packet Structure and Control Flow
The design has been optimized for single-flit packets, and for higher scalability
(up to 1024 PEs). Flits have a length of 43-bits. They are formed by a header
11-bits long and a payload of 32-bits. The header structure allows to route
the flits within the global 2D-mesh hierarchically and within the ringlets in a
block. We have incorporated the XY-DoR protocol in our design. Here, each
flits is moved on the X dimension first, and then along the Y dimension,
to reach the destination. To support the XY-DoR, the flit header contains
two fields, each 3-bits long. In such way, a regular mesh of up 8 × 8 routers
can be created. Within a physical block (i.e., a router and four ringlets), the
ringlets are numbered progressively from 0 (the top-left ringlet) to 3 (bottom-
right). Thus, a 2-bits field is used to select the destination ringlet. Similarly,
PEs within a ringlet are numbered progressively from 0 to 3. Another 2-bits
field is used to select the final destination. Finally, one bit field is used to
control the VC assignment. The source router does the assignment of the VC.
Aiming at separating traffic generated by applications running on the chip and
control traffic (i.e., configuration packets), the latter is assigned to VC-0 by
default (see Section 5 – whenever the starting flit of the configuration packet
sequence is detected the VC arbitration will select VC-0 for the subsequent
flit). This design choice also contributes to simplifying routing and control
logic. Figure 5 shows the structure of the single-flit packet used by our proposed
NoC architecture.
The adoption of single-flit packets allows us also to simplify the control flow
mechanism. Routers’ logic, as well as ring switches manage control signals used
to enable packet transfer. This logic use a back pressure mechanism: every time
the router/ring switch has to send a flit, it rises a request signal towards the
selected next hop. In case the selected router/ring switch (next hop) has no
free slots in the input queue to store the incoming flit, it resets the acknowledge
signal. Resetting the acknowledge signal allows to temporary stop transmission
of flits (packets) at the source node. The complexity of such logic is reduced,
although it ensures correctness and deadlock avoidance.
The following steps are followed to steer the data traffic by processing the
packet header:
– Traffic confined in the ring : the block identifier sub-fields are reset, while
ring and PE identifiers are set.
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– Traffic injected/ejected to/from the 2D-mesh: all sub-fields are set while
the bypass logic is disabled.
– Traffic confined in the 2D-mesh: the bypass logic is enabled.
5 Target NoC Usage Scenarios and it’s Adaptability
In this section, we discuss possible extensions of the underlying working mech-
anism of the proposed network architecture. It has two aims: i) better sup-
porting multiple applications with dynamic resource requirements (power con-
sumption reduction or implicit resiliency can be achieved by deactivating/by-
passing some components via proposed control packet), ii) better network
topology adaptation for specific application domains (such as DL/ML applica-
tions). For instance, Hadoop MapReduce jobs can vary the number of required
PEs during its execution or the number of artificial neurons and their connec-
tions may change moving from one network layer to another. Also, applications
built upon an explicit dataflow programming model (e.g., [49]) show a simi-
lar behaviour, where dataflow graphs representing the execution flow and the
thread/task dependencies can grow and shrink during the application lifetime.
For better processing the different layers of neurons in ML applications, effi-
cient resource mapping on the resource fabric is needed. Intending to support
above mentioned applications, we have provided a set of features which could
exploit better a large number of PEs. Explicitly, we allow the active elements
of the network (i.e., mesh routers and RSs) to be selectively bypassed, com-
pletely switched-off or programmed to permit the traffic to be routed through
customized topologies.
5.1 Morphing Capability
Smart selection of specific topology to run applications can optimise cost and
improve performance. The operating system (OS) or a dedicated run-time can
work in conjunction with the NoC support to exploit such feature to optimise
the thread/task communication overheads. Here, we present an extension of
the proposed design aimed at supporting dynamic reconfiguration of the topol-
ogy (to better adapt the application needs). The routers and RSs can process
a unique configuration single-flit packet called morph packet, which specifies
how to configure single links within the mesh routers or the RSs. In HPC en-
vironments, hypervisor/OS is responsible for generating such control packets
consulting the compiler (similar to [42]). Our single-flit packet structure does
not permit to encode in the flit header the information for issuing control sig-
nals to configure the network. Such information must be carried within the flit
payload. We adopted a communication protocol to avoid consuming bits by
reserving part of the payload for control information. Here, the control packets
are signalled by sending an initial starting flit. Since payload with all bits set
(i.e., the payload is 0xFFFFFFFF) is rare, we use such value to enable the
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Fig. 6: Internal organization of the morph control packet (left), and the cor-
responding control structures in the mesh router (right).
transmission of the subsequent control flit. Furthermore, a simple combinato-
rial logic can be used to detect such packets. Conversely, when such data flit
must be transmitted to the destination, a pair of flits with the 0xFFFFFFFF
payload is transferred. Preliminary simulations confirmed us that the penalty
is negligible, when real application traffic is taken into account. To deal with
such protocol, the routing logic is slightly augmented with a simple finite state
machine that can process configuration packets. The protocol ensures that con-
figuration flits can be correctly delivered without sacrificing bandwidth for the
application traffic. Furthermore, configuration traffic can be restricted to use
only one of the two VCs available in the routers and RSs (e.g., we can assume
to assign VC-0 to manage morph packets). The morph packet is organised
in such way the 32-bits of the payload are used to carry configuration infor-
mation. Notably, the payload is composed of four sub-fields: hierarchy level
(HL=1-bit), execution region size (ERS=10-bits), link configuration (LC=16-
bits), and PE-type selector (PTS=5-bits). Figure 6 (left) shows the internal
organisation of the morph packets.
– Hierarchy level (HL): Single bit allows distinguishing if the configuration
must be applied to an RS (HL = 0) or the mesh router (HL = 1).
– Execution region size (ERS): The next 10-bits form this field in the pay-
load. With this length, it is possible for an application demanding for its
execution a subset of the total core count, as well as the whole CMP com-
puting resources.
– Link configuration (LC): This field can use up to 16-bits to specify how to
configure single links. Each group of two-bits in this field allows specifying
the state of the corresponding link. In the case of the mesh router, links
are eight in total (i.e., north, south, east and west for the 2D-mesh and
four to connect to the ringlets). Conversely, an RS has four links at most.
Thus, only a reduced number of bits in this field are used in the case of RS
configuration. A group of two-bits allows to set the link into three main
states:
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– Active: Link is fully active, and the traffic normally flows inside the
router/switch for routing decision.
– Bypass: Link is configured in such way the incoming traffic is directly
presented to the corresponding output port, moving in the same direc-
tion. For instance, bypassing the east channel of a mesh router allows
injecting the traffic directly in west output channel.
– Switch-off : Link is completely switched off, by disabling the logic gov-
erning it. The router/switch logic governing the other links is reconfig-
ured accordingly.
– PE type selector (PTS): The remaining 5-bits can be used to target par-
ticular resources in the chip (e.g., dedicated accelerating cores when a het-
erogeneous environment is used). To make the system able to distinguish
between data payload (0xFFFFFFFF) and a configuration with all the bits
set, we force the least significant bit in the PTS field to be set to zero. This
design choice still presents enough room to target several types of embed-
ded/IP cores. Indeed, we reserved the configuration 0x00 of the PTS field
for identifying further specialized control packets (see Section 5.1.1).
Morph packets can be generated at the OS/hypervisor level in such way
they can be sent selectively to a subset of the routers. However, the way
control information is organised in the payload, allows the routers and RS not
involved in the configuration process to skip their processing, thus avoiding
further throughput limitations. Starting from the requests of the application,
routers can be organised in such way they create execution regions for each
application instance (i.e., an execution region corresponds to the dynamic
group of PEs required by the application). For instance, it is possible for
a mesh router to dynamically restrict the execution of an application to two
ringlets, and use the other two ringlets for the execution of another application
(application awareness). The proposed morphing solution is flexible enough
so that it can be exploited to tailor the NoC topology to the application
requirements. Similarly to [47], by selectively bypassing or disabling links, it is
possible to allow the NoC to assume a special (virtualised) configuration that
provides more performance for the specific application.
Figure 6 (right) shows the modification to the control signals to allow mor-
phing capabilities. Blue dashed lines represents signals set to bypass crossbar
switch and input/output channel buffers. Every time this signal is set, pack-
ets entering in the selected input channels are directly driven by the output
links (blue line). Conversely, the switch off control signal (it is dominant over
the bypass signal) completely disables input and output channel logic. Traffic
entering in switched off channels is dropped. Similarly to mesh router, bypass
and switch off logic directly operates on the MUXs/DMUXs governing the
RSs (see Figure 4, Section 4.2).
Morphing capabilities can also be used to improve further power saving
(such as power gating technique based on a traffic activity threshold [44]) and
ensure system resiliency. Whenever any running application does not use a
portion of the fabric, such resources can be switched off. When an application
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requires more resources, switched off elements (e.g., a ringlet) can be enabled
by resetting switch off control signals. The proposed extension can play an
important role to ensure system resiliency to faults. By detecting faulty PEs,
or a failure in the router/switch logic, the component can be easily bypassed.
Finally, the morphing capability is mainly aimed at improving the energy-
cost by allowing multiple applications to share the spatial as well as compu-
tational resources of the chip. The primary idea beyond the use of morphing
capabilities is to better tailor NoC resources available on the fabric to adapt to
an application context that exploits data and computation locality in a more
dynamic way.
5.1.1 Discussion on Supporting DL Applications
In [32], authors show how the generated DNN traffic has unique features that
are not captured by well-known benchmark applications. It also suggests to
use an NoC structure made of simple switches (similar to our RSs) which can
be dynamically reconfigured. Through this capability, the NoC topology could
be adapted to support mentioned DL traffic patterns. However, the primary
drawback of this solution is the lack of support for traditional traffic patterns.
Liu et al. [38] also analysed the performance of a hybrid NoC topology (namely
Neu-NoC). To support DL traffic, multiple (local) rings are connected to a
global mesh. Such hybrid solution has been demonstrated to outperform the
flattened 2D-mesh design by almost 20%. However, compared to our proposed
solution, Neu-NoC architecture suffers from its rigidity. Indeed, the number of
PEs that belong to the same ring is fixed.
It is worth to note that this paper reports (in Section 7) the performance
of our proposed design based on the traditional traffic patterns only, but we
would like to explain the special features of the proposed design for its extended
usage purposes (experiments are meant to be for future work). In our proposed
NoC design, the traffic flow can be controlled via the morph packets. Such an
approach could be ideal to support DL/ML applications. We could map the
0x00 value carried by morph packets to instruct the destination router(s) to
receive further subsequent control flits. The payload of such flits is used to carry
information about I/O ports mapping. Such mapping is provided in the form
of a table (namely Routing Flow Table (RFT)) of 8×8 elements rfti,j ∈ {0, 1}.
If the traffic entering in the input port i, can be transferred to the output port
j (i.e., rfti,j = 1 if the traffic from port i to port j is allowed, 0 otherwise).
To store the table, we could slightly extend the routers’ architecture with
a small register (such as 64-bit register). Such length is enough to encode
binary information contained in RFT. Since flits’ payload is 32-bit long, two
subsequent flits are enough to carry the whole configuration of the RFT. Every
time such custom topologies need to be used, a simple decoding logic of the
register content could be used to enable or discharge traffic.
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6 Network-on-Chip Characterization
The proposed hierarchical topology is regular (at each level of the hierarchy)
and presents some symmetry, which helps in deriving analytic performance
metrics. Here, we consider the two most relevant metrics: the maximum dis-
tance, and the bisection bandwidth.
6.1 Maximum Distance
The maximum distance or diameter (∆max) is defined as the maximum short-
est path between all pairs of nodes. In a hierarchical topology, the diameter
depends on the configuration of each topology level and is proportional to the
number of hops to traverse. Diameter determines the worst case distance. Here,
the worst case is represented by the communication between nodes placed at
the opposite corners of the global mesh. Such nodes reside in two distinct
ringlets, for which the diameter is equal to two. It leads us to the following
formulation of the topology diameter:
∆max = NR +NC + 6
Where NR is the number of links to traverse in the vertical dimension of the
global 2D-mesh, NC is the number of links to traverse in the horizontal dimen-
sion of the global 2D-mesh, and 6 are the links to traverse within the ringlets
(three links each). Specifically, since the ringlets are based on bi-directional
rings, only two links must be traversed to reach any node inside the rings, plus
an additional link that connects the ring to the mesh router.
6.2 Bisection Bandwidth
The bisection bandwidth (βNoC) is defined as the bandwidth of the minimum
cut that divides the network into two halves. It implies that βNoC is equal to
the number of links comprised in the cut multiplied by the bandwidth offered
by each link. Given our hierarchical topology, regardless of the specific con-
figuration of the two levels, the least connected cut of the graph representing
the network will always be along the global 2D-mesh. Therefore, the bisection
bandwidth is given by:
βNoC = min(NR, NC) · bl
Where bl represents the bandwidth of each of the links comprised in the cut.
Similarly, it is still possible to determine the bisection bandwidth associated
with the other hierarchical levels. Looking at the single block (i.e., a router with
four associated ringlets) the bisection bandwidth is given by half of the band-
width offered by the internal router crossbar switch (i.e., βrouter = bcrossbar2 );
while, the bisection bandwidth of each ringlet (βringlet) is equal to that of a
bidirectional ring. Although from the above analysis the proposed topology
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preserves characteristics that are in line with those of well-known topologies
(i.e., 2D-mesh and rings). The main advantage resides in the simpler micro-
architecture of the rings that provides room for exploring more aggressive
clocks without negatively impacting on the overall power consumption. The
proposed architecture provides large benefit compared to traditional intercon-
nections adopted in manycore accelerators, along with the exploitation of data
and computation locality.
7 Simulation
FPGAs provide a mean to test the effectiveness of the proposed design quickly.
Specifically, we synthesised instances of the NoC on a Xilinx Virtex 7 FPGA 4
using Vivado Design Suite 2017.4. All the tests are done setting the clock
speed to 400 MHz 5, and synthetic traffic generators have been developed for
generating packets instead of PEs. This section presents the hardware area
and power consumption analysis based on synthesis results of the NoC using
the FPGA. We simulated the proposed architecture taking into account the
average network latency and average throughput. It is worth to note that
VHDL model of the network and its synthesis on a real FPGA device allow
us to accurately analyse the performance of the proposed design, as well as
to measure internal resource and power consumption. Vivado tools have been
used to calculate the area and power cost of the design. In the following, we
report the primary results by comparing the proposed architecture with a
reference design based on a traditional flattened 2D-mesh interconnect. Main
micro-architecture parameters for the flattened 2D-mesh design are the same
of those used for the proposed modified mesh router, except for the number
of input-output ports which is smaller (following a canonical design).
7.1 Cost metrics
Cost metrics are represented by the power consumption and the resource util-
isation when the proposed design and the flattened 2D-mesh topology are
implemented on the FPGA device.
7.1.1 Resource Utilisation: Area
We compared two designs on a relative scale and reported the values as the
percentage of the total used resources (see Table 3). To this end, we have
counted lookup tables (LUTs), flip-flops (FFs) and Block RAMs (BRAMs each
36Kb in size). In our proposed design, for the implementation of a single
block (i.e., four ringlets connected to a mesh router), the total number of used
LUTs, FFs and BRAMs are 2434, 2768 and 48 respectively. Specifically, only
4 Model is (XC7VX690 – speed grade 3)
5 Although higher clock speed are possible with new generation of FPGA devices.
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Table 2: Area (resource utilisation) and power consumption comparison be-
tween a single 2D-mesh router instance (for single core) and the proposed mesh
router (for supporting 16 cores).
Area Power [W]
Router LUTs FFs BRAMs Static Dynamic
2D-Mesh 699 572 5 0.323 0.047
Proposed 1358 968 8 0.324 0.075
four ringlets consume a total of 1076 LUTs, 1800 FFs and 40 BRAMs, while
resource consumption of the proposed mesh router is reported in Table 2.
In Table 2, we also compare the resource utilisation and power consumption
between a standard 2D-mesh router with our proposed one. The table reports
the absolute number of resources consumed by the two designs, along with
the static and dynamic power breakdown. As previously stated, the standard
2D-mesh router share microarchitectural parameters with our proposed mesh
router (see Table 1), except the number of input-output ports (the number of
ports are five in total). Unlike a standard router, the modified one can sup-
port sixteen cores via four ringlets with around 2× increment in the resource
utilisation compared to a traditional mesh router and with less than 0.4W
increment of power consumption. Regarding the power consumption, we split
the values between static power (due to leakage currents and which depends
on the manufacturing process) and dynamic power. Results show that the
proposed design consume 1.0 mW and 28.0 mW more respectively regarding
static and dynamic power. The result is strictly correlated to a large number
of memory blocks (BRAMs) used by the proposed design.
We compare resource utilisation of our single block (connecting 16 PEs
in total) with the publicly available FPGA friendly NoC generator CON-
NECT [43]. In this experiment, our design saves 74.65% of LUTs and 39.51%
of FFs compared to CONNECT (we used the code that is available on its offi-
cial website without any further modification) to connect sixteen cores via an
on-chip network. CONNECT also has used 1728 Distributed RAM elements,
each 64-bits in size. It is important to highlight that such smaller SRAM el-
ements have a high cost regarding wires when compared to BRAMs. Scaling
the system up to 1024 PEs, we need 64 modified mesh router and 256 ringlets.
Such architectural blocks consume up to total 155776 LUTs, 177152 FFs and
3072 BRAM blocks (total of four FPGA devices are used, interconnected each
other through dedicated links). From the Table 3, we can see that our model is
very resource efficient compared to the standard flattened 2D-mesh design. For
connecting sixteen cores (one block), our design can save (on an average) 2%
LUTs, 0.7% FFs and 2.2% of BRAM compared to the sixteen 2D-mesh routers.
Although, it might seem small saving when the design is scaled to 1024 cores
the total average resource saving (over all the four FPGAs) increases up to
129.3% for LUTs, 47.2% for FFs and 139.3% for BRAMs.
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Table 3: Relative resource utilisation: values are expressed as the percentage of
FPGA resources consumed. (Note: for the largest network configuration, the
resources required exceeds the available resources of a single FPGA device)
System Configuration (No. PEs)
16 32 64 128 256 512 1024
Proposed router design
LUTs 0.31 0.63 1.25 2.51 5.02 10.03 20.06
FFs 0.11 0.22 0.45 0.89 1.79 3.58 7.15
BRAMs 0.54 1.09 2.18 4.35 8.71 17.41 34.83
Ring switch design
LUTs 0.25 0.50 0.99 1.99 3.97 7.95 15.90
FFs 0.21 0.42 0.83 1.66 3.32 6.65 13.30
BRAMs 2.72 5.44 10.88 21.77 43.54 87.07 174.15
Conventional 2D-Mesh router design
LUTs 2.58 2.11 4.23 20.65 41.31 82.61 165.23
FFs 1.06 2.11 4.23 8.45 16.90 33.80 67.60
BRAMs 5.44 10.88 21.77 43.54 87.07 174.15 348.30
7.1.2 Power consumption
In Figure 7, we show the static and dynamic power breakdown for each network
configuration. Reported values are normalised to the total power consumption
exhibited by each configuration, and expressed as a percentage. Initially, the
static part dominates the power consumption, but as the size of the network
grows, it started to diminish. Interestingly, we also notice that the static part
slightly grows with the increase in the network size, while the dynamic power
component quickly starts to dominate. We can also see from Figure 7 that
the amount of static power is more related to the implementation of the mesh
routers (compared to ringlets which confirms the findings mentioned in [12]).
However, it is worth to note that ringlets in all cases consume more FFs and
BRAMs, while router consumes more LUTs (specifically, in the range of 0.06%
to 4.2% – see Table 3).
Next, we plot the power consumption comparison between the proposed
model and the standard 2D-mesh in Figure 8. It is worth to note that the
power consumption of the proposed NoC architecture is the summation of the
power consumption of both ringlets and mesh routers. For one topology block
(16 cores), the power consumption is 0.399 W and 0.492 W, respectively for
the mesh router and the ringlet. However, as the size of the network grows, the
total power consumption of ringlets starts to dominate. For instance, for 16
topology blocks (i.e., 256 cores), the power consumption of routers is 1.276 W
while the 64 ringlets consume 2.703 W, which is more than 2× of total routers
power consumption. Following this trend, for 1024 core configuration, all the
ringlets consume around 2.5× of the total power consumption referred to all
the routers. Apart from that, for network size of 16 cores, both the proposed
design and the flattened 2D-mesh consume almost the same amount of power.
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Fig. 7: Static and dynamic power breakdown.
However, as the core count of the network started to grow, the 2D-mesh starts
to consume comparatively more power. For the 16× 8 network configuration,
the proposed model consume 2.4 W while the conventional design consumes
4.5 W. The situation becomes worse when it touches 32.8 W for connect-
ing 1024 cores, which represents 141.3% relatively more power compared to
the proposed design. Finally, we found that the total power consumption for
16x1 size proposed NoC is 0.89 Watt (0.37 Watt is consumed by the 2D-mesh
router). Thus the network for connecting 4x4 cores consume (approx) 58.43%
of the total power. Furthermore, for 16x2 and 16x4 network size, power con-
sumptions are 48% and 40% of the total NoC power respectively. Such data
confirm that our design is scalable and also power efficient (as the network
size grows).
7.2 Performance metrics
We evaluated our proposed routers and ringlets under statistical traffic pat-
terns regarding throughput and average data packet latency (i.e., the time for
a packet to move from source to destination, including the time for a packet
to cross the channel). We consider three well-known statistical traffic pat-
terns (such as uniform random, bit-reversal and transpose [15]) to represent
the way real-world applications generate traffic. We developed VHDL-based
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cycle-accurate models for generating synthetic traffic patterns. In modern com-
puting applications, communication requirements are dynamic and unknown
before the execution. Generally, bit-reversal and transpose do not support
smooth traffic operations. For the experiment, we generated synthetically a
large number of packets that need to be independently routed to a dynami-
cally determined destination. We have used four packet injection rates (Ir –
i.e., it provides the fraction of nodes that simultaneously inject a packet in the
network every cycle): specifically Ir = {0.25, 0.50, 0.75, 1.00}. For Ir < 1.00,
nodes generating traffic are selected randomly, while with Ir = 1.00 (worst
case) all the nodes inject packets at the same time. The stress-test was to en-
sure the working capability of the proposed NoC design under both bandwidth
and worst/average latency scenarios.
7.2.1 Network latency
Figures 9, 10, 11 show the average packet latency as a function of the four
injection rates, when the three different traffic patterns are used. Bars show
that the network latency increases with the increased size of the injection rate,
as well as the increase of the network size. However, the proposed system shows
very much consistency with increasing network configuration. For low injection
rates (i.e., Ir = {0.25, 0.50}), the latency for each traffic pattern remains very
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consistent with the others. When increasing the injection rate up to Ir = 0.75
and using the bit-reversal traffic pattern, the latency is minimised. The worst
case for the packet latency is represented by the transpose traffic pattern with
an injection rate of 1.00.
When comparing the proposed architecture with conventional flattened 2D-
mesh, we found that for all the three traffic patterns, our design outperforms
traditional NoC designs, by keeping the latency lower. Specifically, analysing
the behaviour of the 2D-mesh NoC, we found that it is very consistent for
latency increments for all the cases, while it also has its largest latency for
the transpose traffic pattern with the injection rate of Ir = 1.00 (similar to
the proposed). We improved (on average) the latency by 10% for all three
traffic patterns for smallest network configurations (i.e., 16 cores). While, we
improved by 120% for uniform-random traffic, by 115% for transpose traffic,
and finally by 124% for bit-reversal for the largest case (i.e., 1024 cores).
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Fig. 9: Average packet latency in uniform random traffic pattern.
7.2.2 Network throughput
Figures 12, 13, 14 show the achieved network throughput for all three traffic
patterns. Similar to latency, the network throughput is also consistent with the
packet injection rate. In fact, in the proposed design the average throughput
increases as the number of PEs increases. From this viewpoint, by analysing
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Fig. 10: Average packet latency in bit-reversal traffic pattern.
the number of packets delivered per cycle, we observed an increase of a 2×
factor with the increase in the number of PEs in the network. For instance,
with an injection rate equal to Ir = 1.00 and a uniform random traffic pattern,
the average throughput increases from 12 packets/cycle for a single block unit
(i.e., 16 cores) to 22 packets/cycle for two block units (i.e., 32 cores).
Similarly, for a configuration with 512 cores, the average throughput is 345
packets/cycle, while it increases up to 680 packets/cycle for a 1024 cores con-
figuration. Again, it represents approximately an improvement of a 2× factor
with the network size doubling. This trend is also followed by our design when
other traffic patterns are considered. It shows that our NoC architecture is
capable of offering higher performance and scalability compared to traditional
flattened 2D-mesh. Interestingly, we also observed a similar trend in 2D-mesh
throughput. Conversely, when the injection rate is low (i.e., Ir = {0.25, 0.50}),
we see that our design performs better for the transpose traffic pattern. For
an injection rate equals to 0.75, the proposed design performed well for all
the traffic patterns, while for largest network configuration (i.e., 1024 cores),
again the design shows the best throughput for transpose traffic pattern. How-
ever, considering the worst injection rate case, it is worth to note that best
throughput is achieved with the uniform-random traffic, while traditional 2D-
mesh topology did not demonstrate a similar consistency among the patterns.
These results clearly show that our design can improve the performance
of the NoC regarding higher throughput and lower average latency compared
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Fig. 11: Average packet latency in transpose traffic pattern.
to the traditional 2D-mesh topology. The capability of our design to sustain
such performance also with high injection rates and random traffic pattern
(which represent a critical pattern) can be mainly ascribed to the hierarchical
organisation of the network. In fact, most of the traffic is kept inside ringlets or
is exchanged by ringlets connected to the same mesh router. Such organisation
(ringlet-oriented) is the main contributor to the scalability of the proposed
design.
7.2.3 Network scalability
To better analyse the scalability of the proposed design, we further performed
a set of experiments specifically aimed at evaluating the average packet la-
tency and throughput with the increasing number of cores in the network. For
comparison purpose, we averaged the four injection rates (i.e., Ir = 0.625) for
all the three traffic patterns. The results are shown in Figure 15.
From the plot, it is evident that the proposed NoC architecture shows a
significant reduction of the average latency up to 128 cores, compared to the
2D-mesh. Specifically, moving from a configuration with 16 PEs to the that
counting 128 PEs, the latency increases from 65 to 100 cycles. Conversely, for
the same two configurations, the 2D-mesh topology shows an increment of the
latency from 72 to 156 cycles. This behaviour has been observed irrespective of
the traffic pattern. For the next two network configurations (i.e., 256 and 512
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Fig. 12: Average network throughput in uniform-random traffic pattern.
cores respectively) the latency increment exhibited by our design is better (e.g.,
the increment from 128 to 256 PEs shows a lower slope of the curve), while in
the 2D-mesh the latency increment still follows a linear trend, thus showing
worse performance. Finally, considering the most significant configuration (i.e.,
1024 cores) the trend is still non-linear for the proposed design and the latency
drops to 170 cycles (this trend is similar for all the three traffic patterns).
The trend of average packet latency improvement is also analogous for the
other traffic patterns. Conversely, 2D-mesh increases the latency up to 377
cycles. It is worth to note that, although the two architectures have similar
behaviour when the number of the PEs increases, the average latency is always
significantly lower with the proposed design. If we combine this observation
with the lower power consumption and resource utilisation, we can advocate
that the proposed design scales better than conventional ones and it can be
a good candidate for supporting next-generation high-performance manycore
accelerators. Interestingly, to have similar performance using the flattened 2D-
mesh topology, more resources are needed (e.g., a more substantial number of
VCs, deeper buffers), leading to a more power hungry and area consuming
solution (similar the case reported in [3,23,52]). It is the primary reason that
standard 2D-mesh does not scale well with increasing network size.
To further confirm the capability of our design to scale, we also analysed
how the average network throughput (i.e., the result obtained averaging the
throughput for a given number of PEs to connect) improves with the growing
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Fig. 13: Average network throughput in bit-reversal traffic pattern.
network size (using the same packet injection rate for the three traffic pat-
terns – Ir = 0.625). The results of this experiment are shown in Figure 16.
From the trend, it is evident that the average throughput tends to increase
almost linearly by a factor ≈ 2× when the number of PEs is doubled. For in-
stance, considering the transpose traffic pattern, for a single block unit (i.e., 16
cores) the average throughput is 9.8 packets/cycle while it increases to 17.13
packets/cycle for 32 PEs. Similar behavior is observed when moving from 128
cores (69.25 packets/cycle) to 256 cores (147.7 packets/cycle), as well as when
moving towards the largest configuration, i.e., from 512 cores (288 packets/cy-
cle) to 1024 cores (570 packets/cycle). Although the 2D-mesh topology shows
similar behaviour for lower core counts, it is important to highlight that the
average throughput is always lower than our proposed design, and quickly
start to decrease when the core count increases (i.e., for more than 128 cores
our ring-mesh combination far outperforms the 2D-mesh topology). Finally,
we compared how the network performs when increasing the number of PEs,
by plotting the average throughput versus the number of processing cores and
also the average throughput versus the average latency together. The result
of this comparative analysis is reported in Figure 17. Here, all the reported
values of latency and throughput are the average of all three synthetic traffic
patterns used in the experiments. From the plot, it appears that the aver-
age latency grows by a factor of 1.25× when moving from 256 cores to 512
cores while all the other cases we can see a lower latency growth. The NoC
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Fig. 14: Average network throughput in transpose traffic pattern.
design also registers the average throughput growth of a factor of ≈ 2× for
almost all cases. The proposed design has shown its robust performance by
improving its throughput higher than latency, and even the latency growth
is started to reduce with the increase in the network size. It is worth to note
that, good performance exhibited by our design also derive from the adoption
of the single-flit packet format. In fact, this format greatly reduces the process-
ing overhead associated with the packet header, since information regarding
traffic movement within the ringlets and the global mesh are decoupled.
8 Conclusion and Future Work
Following the current trend, we will have general-purpose chips with hundreds,
or even thousands of PEs. Unfortunately, in the literature most of the proposed
solutions targeted the design and optimization of PEs’ architecture, not the in-
terconnect subsystem for a potential source of performance gain (particularly
in DL/ML-based accelerator domain). To efficiently use the massive built-in
parallelism, we need to manage the traffic inside the chip efficiently, both from
the power (reducing hot-spots) and performance (lower latency and through-
put) perspective. In this paper, we propose a simple yet scalable two-level
hybrid hierarchical interconnection where rings and a 2D-mesh topology are
fused without using any bridge router. We have implemented the proposed
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NoC design with an efficient traffic generator on an FPGA device. Using mul-
tiple synthetic traffic patterns, we showed that our design is scalable while
keeping high performance regarding throughput and latency. Experimental re-
sults also showed that our hierarchical organisation of the interconnect could
easily outperform the capabilities of traditional 2D-mesh NoCs. In general, the
popular NoC topologies are implemented in hardware accelerators to support
the emerging applications (such as DL/ML). This proposed topological design
can also be extended using the special configuration packets to exploit chip
resources better, depending on the specific application requirements. We also
have discussed how the proposed design could be utilised for the applications
whose requirements are dynamically changing over their execution lifetime.
The future work will be to compare the performance of our design against
other NoC topologies (such as [2, 10, 37, 46]). Furthermore, the quantitative
performance analysis of our design will be done while mapping real DL/ML
applications. Finally, it will be interesting to explore its performance by ex-
ploiting different micro-architectural parameters and larger packet sizes.
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